Espressif Systems /ESP32-S3 /MCPWM0 /DB0_CFG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DB0_CFG

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0DB0_FED_UPMETHOD 0DB0_RED_UPMETHOD 0 (DB0_DEB_MODE)DB0_DEB_MODE 0 (DB0_A_OUTSWAP)DB0_A_OUTSWAP 0 (DB0_B_OUTSWAP)DB0_B_OUTSWAP 0 (DB0_RED_INSEL)DB0_RED_INSEL 0 (DB0_FED_INSEL)DB0_FED_INSEL 0 (DB0_RED_OUTINVERT)DB0_RED_OUTINVERT 0 (DB0_FED_OUTINVERT)DB0_FED_OUTINVERT 0 (DB0_A_OUTBYPASS)DB0_A_OUTBYPASS 0 (DB0_B_OUTBYPASS)DB0_B_OUTBYPASS 0 (DB0_CLK_SEL)DB0_CLK_SEL

Description

dead time type selection and configuration

Fields

DB0_FED_UPMETHOD

Update method for FED (falling edge delay) active register. 0: immediate, bit0: tez, bit1: tep, bit2: sync, bit3: freeze

DB0_RED_UPMETHOD

Update method for RED (rising edge delay) active register. 0: immediate, bit0: tez, bit1: tep, bit2: sync, bit3: freeze

DB0_DEB_MODE

S8 in documentation, dual-edge B mode, 0: fed/red take effect on different path separately, 1: fed/red take effect on B path, A out is in bypass or dulpB mode

DB0_A_OUTSWAP

S6 in documentation

DB0_B_OUTSWAP

S7 in documentation

DB0_RED_INSEL

S4 in documentation

DB0_FED_INSEL

S5 in documentation

DB0_RED_OUTINVERT

S2 in documentation

DB0_FED_OUTINVERT

S3 in documentation

DB0_A_OUTBYPASS

S1 in documentation

DB0_B_OUTBYPASS

S0 in documentation

DB0_CLK_SEL

Dead time generator 0 clock selection. 0: PWM_clk, 1: PT_clk

Links

() ()